Ananth Chellappa

Design Engineer

For over 15 years Ananth Chellappa has been working in different jobs. Recently, the professional worked as a Design Engineer in Vidatronic, Inc widening experience. Ananth graduated from Georgia Institute of Technology in 2005 where the professional received all the necessary skills and knowledge. Ananth Chellappa has all necessary skills for his job, proven by the following certifications in Body Language For Leaders and Communicating With Confidence. You can find Ananth in Camarillo, California, where he lives nowadays. Connexy has all the personal info you need to be in touch with Ananth Chellappa, such as Ananth Chellappa's phone number or e-mail. Feel free to send the request to get more info.
Name variants:
Ananth Chellappa

If it is your profile

Claim it

You may know Ananth Chellappa

Make recommendation

Contact Information

Last Update
Jul 6, 2022
Email
an**@gmail.com
Location
Camarillo, CA
Company

Workplace

Vidatronic, Inc
Design Engineer

College Station, TX

Industry

Semiconductors, Mfg Electrical Measuring Instruments, Computer Systems Design

Work History

Design Engineer

500 north Capital Of Texas Hwy, Austin, TX 78746
Power-management IC design for IoT customers and analog design services for AMD.
from Jun 2018

Design Engineer

May 2016 — May 2018

Senior Ic Design Engineer

Camarillo, CA
Mar 2015 — Apr 2016

Senior Analog Design Engineer

Aug 2013 — Dec 2014

Analog Design Engineer

160 Rio Robles, San Jose, CA 95134
Jul 2009 — Aug 2013

Analog Design Engineer

12500 T I Blvd, Dallas, TX 75243
7/2008 - 1/2009 : Capacitive touchscreen AFE device. Recruited by the HPA BU to work on new generation, higher-performance ASIC device. Achieved required performance of frontend TIA design w...
Oct 2005 — Apr 2009

Design Intern

1 Technology Way, Norwood, MA 02062
Precision analog design - autozero operational amplifier targeting <10 uV offset. Temperature insensitive bias current reference. Maneatis PLL based clock-multiplier.
Jan 2005 — Jul 2005

Ic Design Engineer

12500 T I Blvd, Dallas, TX 75243
1998 — 2001

Occupations

Engineer
Project Engineer
Engineering Specialist

Skills

Mixed Signal
Analog Circuit Design
Analog
Ic
Asic
Integrated Circuit Design
Circuit Design
Cmos
Vlsi
Power Management
Simulations
Semiconductors
Verilog
Eda
Cadence
Adcs
Parasitic Extraction
Debugging
Rf
Dac
Microcontrollers
Perl
Pll
Silicon
Cadence Virtuoso
Spectre
Low Power Design
Lvs
Rtl Design
Signal Integrity
Communication
Leadership
Public Speaking
Login